

Document made available under the Patent Cooperation Treaty (PCT)

International application number: PCT/AU04/001735

International filing date: 09 December 2004 (09.12.2004)

Document type: Certified copy of priority document

Document details: Country/Office: AU
Number: 2003906808
Filing date: 09 December 2003 (09.12.2003)

Date of receipt at the International Bureau: 04 January 2005 (04.01.2005)

Remark: Priority document submitted or transmitted to the International Bureau in compliance with Rule 17.1(a) or (b)



World Intellectual Property Organization (WIPO) - Geneva, Switzerland
Organisation Mondiale de la Propriété Intellectuelle (OMPI) - Genève, Suisse



Australian Government

PCT/AU2004/001735


Patent Office
Canberra

I, JANENE PEISKER, TEAM LEADER EXAMINATION SUPPORT AND SALES hereby certify that annexed is a true copy of the Provisional specification in connection with Application No. 2003906808 for a patent by THE AUSTRALIAN NATIONAL UNIVERSITY as filed on 09 December 2003.

WITNESS my hand this
Twenty-third day of December 2004

A handwritten signature in dark ink, appearing to read 'J. Peisker'.

JANENE PEISKER
TEAM LEADER EXAMINATION
SUPPORT AND SALES



A U S T R A L I A
Patents Act 1990

PROVISIONAL SPECIFICATION

for the invention entitled:

A MEMORY DEVICE

The invention is described in the following statement:

- 1 -

A MEMORY DEVICE

FIELD OF THE INVENTION

The present invention relates to a memory device, a process for producing a memory
5 device, and a process for storing information in a memory cell of a memory device.

BACKGROUND

The rapid progress in microelectronics is often represented by Moore's Law, which predicts that the number of transistors per integrated circuit will continue to double every
10 couple of years. This doubling requires the physical size of each transistor to decrease with each successive generation of integrated circuits. However, the difficulty of achieving this shrinkage has increased dramatically, to the point where it may not be economically feasible to continue to follow Moore's Law due to exponential increases in complexity and the time required to develop new generations of integrated circuits. On the
15 other hand, the enormous demand for memory chips, as opposed to microprocessors, may justify such high development costs for memory devices. Yet the challenges of developing ever smaller memory devices remains considerable, particularly as the characteristic dimensions of such devices enter the nanometer scale.

20 Existing random access memory (*e.g.*, SRAM, DRAM) devices store information in an array of memory cells, with each cell storing a single bit of binary data. In a typical memory device, the bit of data stored in a particular cell can be accessed by applying an appropriate potential to the wordline connection to the array row containing the cell and measuring the resulting potential of a bitline connection to the cell. One of the difficulties
25 of existing memory devices is that the ability to reduce the physical dimensions of each cell is limited, placing an upper limit on the density of information storage. For example, in the case of transistor-based memory devices, although the gate length of each transistor is extremely small (typically around 100 nm in current technology), the total surface area

- 2 -

or footprint of each cell is at least an order of magnitude larger. There is thus a need for a memory device with a simpler structure that would allow a higher density of cells to be produced. It is desired, therefore, to provide a memory device, a process for producing a memory device, and a process for storing information in a memory cell of a memory device that alleviate the above, or at least that provide a useful alternative.

SUMMARY OF THE INVENTION

In accordance with the present invention, there is provided a process for producing a memory device, including applying pressure to and removing pressure from one or more regions of a substance to change an electrical property of said one or more regions.

The present invention also provides a process for producing a memory device, including applying pressure to and removing pressure from one or more regions of relaxed amorphous silicon to transform said one or more regions into crystalline silicon to increase the electrical conductivity of said one or more regions.

The present invention also provides a process for storing information in a memory cell of a memory device, including applying pressure to and removing pressure from a corresponding region of a substance.

The present invention also provides a memory device, including a plurality of memory cells created by applying pressure to and removing pressure from one or more regions of a substance to change the electrical conductivity of said plurality of regions from a first electrical conductivity to a second electrical conductivity to provide said plurality of memory cells.

The present invention also provides a memory device, including a plurality of substantially conducting regions of crystalline silicon in a layer of substantially insulating relaxed amorphous silicon.

- 3 -

The present invention also provides a memory device, including a plurality of first regions having a first electrical conductivity, a plurality of second regions having a second electrical conductivity, and at least one electrically conductive probe for determining the conductivity of said regions and thereby the distributions of said first regions and said
5 second regions to determine stored information represented by said distributions.

The present invention also provides a memory device, including a plurality of first regions having a first electrical conductivity as a result of applying pressure to and removing pressure from said first regions, a plurality of second regions having a second electrical
10 conductivity, conductive wordlines adjacent said first regions and said second regions, and conductive bitlines adjacent said first regions and said second regions and perpendicular to said conductive wordlines; wherein the conductivity of a selected one of said first regions and said second regions can be determined by accessing a corresponding wordline and a corresponding bitline.

15

The present invention also provides a memory device, including a plurality of substantially insulating regions of amorphous silicon in a layer of conducting crystalline silicon, said regions of amorphous silicon formed by applying pressure to and removing pressure from
20 corresponding regions of said layer of conducting crystalline silicon.

20

The present invention also provides a memory device adapted to store information in memory cells of said device by changing an electrical property of silicon.

BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the present invention are hereinafter described, by way of example only, with reference to the accompanying drawings, wherein:

5 **Figure 1** is a schematic diagram illustrating phase changes that occur during indentation of crystalline silicon (Si-I);

Figure 2 is a graph of the load applied to crystalline silicon (Si-I) as a function of penetration depth for loading and unloading;

Figure 3 is a graph of Raman spectroscopy data from pristine Si-I and an indented region;

10 **Figure 4** is a dark field cross-section transmission electron microscopy (XTEM) micrograph of an indent in crystalline Si-I;

Figure 5 is a schematic diagram illustrating the preparation of relaxed amorphous Si;

15 **Figure 6** is a graph of the load applied to unannealed (unrelaxed) amorphous silicon as a function of penetration depth for loading and unloading;

Figure 7 is a graph of Raman spectroscopy data from pristine unannealed a-Si and indented regions in unannealed and annealed a-Si;

Figure 8 is a bright-field XTEM image of an indented region of unrelaxed a-Si;

Figure 9 is a schematic diagram illustrating the indentation of unrelaxed a-Si;

20 **Figure 10** is a graph of the load applied to relaxed a-Si as a function of penetration depth for loading and unloading;

Figure 11 is an XTEM micrograph of an indented region of relaxed a-Si;

25 **Figure 12** is a schematic diagram illustrating the phases formed during indentation of relaxed a-Si showing how Si-XII/Si-III is formed and subsequently transformed back to the amorphous phase.

Figure 13 is a graph of the load applied to crystalline silicon (Si-I) as a function of penetration depth for loading and unloading with a tip having a radius of 77 nm;

Figure 14 is a schematic diagram of a preferred embodiment of a read-write memory device; and

30 **Figure 15** is a schematic diagram of a preferred embodiment of a read-only memory device.

DESCRIPTION OF BACKGROUND PRIOR ART

Phase Changes in Crystalline cubic-Silicon (Si-I)

Crystalline cubic-silicon ('common' silicon phase so-called Si-I) undergoes a series of phase transformations during mechanical deformation. High-pressure diamond anvil experiments have shown that crystalline diamond-cubic Si-I undergoes a phase transformation to a metallic β -Sn (Si-II) phase during loading at a pressure of ~ 11 GPa, as described in J. Z. Hu, L. D. Merkle, C. S. Menoni, and I. L. Spain, Phys. Rev. B 34, 4679 (1986), and because Si-II is unstable at pressures below ~ 2 GPa, the Si-II undergoes further transformation during pressure release.

Si-I undergoes a similar series of phase transformations during a process referred to as indentation, wherein an extremely hard indenter tip is pressed into the surface of a material by increasing application of force (referred to as the loading phase), and this force is subsequently decreased (referred to as the unloading phase) and the indenter tip removed from the now deformed or indented surface. Figure 1 summarises the phase transformations that occur during indentation loading and unloading of Si-I. As in diamond-anvil experiments, the initial Si-I phase transforms to the Si-II phase under pressure; *i.e.*, during loading. On unloading, the Si-II phase undergoes additional transformations to form either the crystalline phases Si-XII/Si-III or an amorphous phase (a-Si), depending on the unloading speed. Fast unloading leads to the formation of a-Si and slow unloading to Si-XII/Si-III, as shown.

The results of (a) indentation experiments of Si-I, (b) subsequent analysis of the indented regions using Raman spectroscopy, and (c) cross-sectional transmission electron microscopy (XTEM) are described below.

The indentations were made using an Ultra-Micro-Indentation-System 2000 (UMIS) using one of two spherical indenters of $\sim 5 \mu\text{m}$ and $\sim 2.0 \mu\text{m}$ radius, at ambient temperature and

pressure. Both the UMIS and the indenter tips were carefully calibrated using fused silica, with the radii of the tips also obtained by scanning electron microscopy.

Indentation of Si-I

5 Measurements of the force and depth of the indenter tip during indentation of crystalline Si-I show evidence of the phase transformations described above. Figure 2 shows a typical load versus penetration curve 200 for Si-I using a spherical indenter tip of $\sim 2.0 \mu\text{m}$ radius and a maximum load of 20 mN. Consistent with the previously reported behavior of spherical indentation of Si-I, this curve 200 shows a 'pop-in' event feature 202 during
10 loading, and a 'pop-out' event feature 204 during unloading. (The inset 206 to Fig. 2 shows the first derivative of the load versus penetration curve, more clearly indicating the position of the pop-in event.) The pop-in event is thought to occur as a result of the Si-I to Si-II phase transformation and the pop-out event is thought to indicate the Si-II to Si-XII/Si-III phase transformation. Because Si-II is not stable at ambient pressures, it
15 transforms as the pressure is decreased during unloading. As described in Gogotsi *et. al.*, J. Mat. Res. 871, (2000), load-penetration curves for indentation of Si-I that include a slope change or 'elbow' during unloading instead of a pop-out event indicate a Si-II to a-Si phase transformation. Thus strong indications of phase transformations can be found by examining such data. However, to directly detect the phase transformed materials present
20 after indentation, further characterisation techniques are required. Consequently, the indented regions were characterised using Raman spectroscopy and XTEM.

Raman Spectroscopy Following Indentation of Si-I

Raman spectroscopy is used to determine the presence of different phases of Si, in
25 particular a-Si, Si-I, and Si-XII/Si-III. The Raman spectra were recorded with a Renishaw 2000 Raman Imaging Microscope, using the 632.8 nm excitation line of a helium-neon laser. The spectra were taken using a laser beam spot of $\sim 1.0 \mu\text{m}$ radius, and the beam intensity was kept low to avoid laser-induced transformations.

Figure 3 shows a Raman spectrum 300 from a region of pristine Si-I and a Raman spectrum 302 from an indented region. The spectrum taken from the pristine region shows only Raman bands at 520 cm^{-1} and 300 cm^{-1} . In contrast, the Raman spectrum 302 taken from the indent shows additional Raman bands 304 which are known to be characteristic of the phases Si-III and Si-XII.

XTEM Analysis after Indentation of Si-I

XTEM samples of the indented regions were prepared in order to directly image the transformed regions. The samples were prepared using a FEI xP200 focused-ion-beam (FIB) system which uses a focussed beam of Ga ions to accurately sputter away the surrounding material leaving an electron transparent region of the indent. A Philips CM 300 operating at an accelerating voltage of 300 kV was used to generate the XTEM images.

An XTEM image of the structure resulting from indentation of Si-I with a $2\text{ }\mu\text{m}$ radius spherical indenter to a maximum load force of 20 mN is shown in Figure 4. The inset shows a selected area diffraction pattern (SADP) 406 of the region immediately beneath the residual indent. A thin layer 402 of amorphous silicon over the whole surface of the sample is caused by the FIB sample preparation process. The dark field XTEM image of Figure 4 was generated using a Si-III/Si-XII diffraction spot 400 and highlights the polycrystalline high pressure phases 404 in the image. The large number of spots and diffuse rings in the SADP 406 confirms that phase transformed material (both Si-III/Si-XII and a-Si) is present. The a-Si 408 in the transformed region beneath the residual indent can be clearly seen as a grey featureless region. Indents with exclusively a-Si as the final phase (as opposed to a mixture of Si-XII/Si-III and a-Si, as shown in Figure 4) can be formed by fast unloading.

Electrical Measurements During Indentation

As described in J. E. Bradby, J. S. Williams, J. Wong-Leung, M. V. Swain, and P. Munroe, J. Mat. Res. 16, 1500 (2001), *in-situ* electrical measurements during indentation of Si-I

demonstrate that it is possible to detect the transformation from Si-I to the intermediate metallic Si-II phase on loading, and that on unloading the Si-II undergoes further transformations to form less conducting phases.

5 Amorphous Silicon (a-Si)

a-Si is an unusual phase in that it appears to exhibit markedly different properties, depending on preparation and annealing conditions. In particular, a-Si can exist in two states: an 'unrelaxed' state (*e.g.*, as-deposited or directly after formation by ion-implantation at room temperature), and a 'relaxed' state (formed by annealing unrelaxed a-Si at 450°C), and these two states display a range of property differences. As-implanted (unrelaxed) a-Si has been found to be significantly softer than Si-I, but annealed (relaxed) a-Si has been found to have very similar mechanical properties to those of the crystalline state Si-I. The reason for these differences is not known.

As shown in Figure 5, a continuous layer of unrelaxed a-Si 504 can be prepared by ion-implantation of crystalline Si-I 502 with 600 keV Si ions at liquid nitrogen temperature using a 1.7 MV tandem accelerator. After implantation, the sample can be annealed for 30 minutes at a temperature of 450°C in an argon atmosphere to cause the unrelaxed a-Si 504 to transform to 'relaxed' a-Si 506. The thickness of the relaxed and unrelaxed layers were both measured to be ~650 nm by Rutherford backscattering (RBS) with 2 MeV helium ions, demonstrating that the annealing process was not sufficient to recrystallize the a-Si layer and hence the layer remains amorphous. Thus the two states are both amorphous states of silicon.

The reference to any prior art in this specification is not, and should not be taken as, an acknowledgment or any form of suggestion that that prior art forms part of the common general knowledge in Australia.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS OF THE INVENTION

The preferred embodiments of the present invention are based on the following new findings. In the set of experiments described below, a-Si is used as the starting material to
5 identify any instances of phase transformations occurring during indentation. As described above, fast unloading of Si-II leads to a final phase of a-Si. Thus, in order to detect the formation of crystalline phases, care was taken to avoid fast unloading rates.

Indentation of unrelaxed a-Si

- 10 As shown in Figure 6, the load-penetration curve 600 for indentation of unrelaxed a-Si is predominantly featureless, and in particular no pop-in or pop-out events are observed, suggesting that no phase transformations are occurring during indentation.

Raman Spectroscopy after Indentation of unrelaxed a-Si

- 15 As shown in Figure 7, the Raman spectrum 706 from an indented region of unrelaxed a-Si appears to be identical to the Raman spectrum 708 from pristine (*i.e.*, not indented) a-Si, including the broad peak associated with a-Si at 480 cm^{-1} . In particular, there are no Raman bands characteristic of crystalline phases.

20 XTEM after Indentation of unrelaxed a-Si

Figure 8 is a XTEM image of an indent in unrelaxed a-Si. The SADP 802 from the region directly below the residual indent impression confirms that no crystalline phases are present, indicating that no phase transformations occur during indentation of unrelaxed a-Si. This observation is also supported by in-situ electrical measurements.

25

A schematic diagram representing the indentation of unrelaxed a-Si 902 is shown in Figure 9. Unrelaxed a-Si undergoes simple flow during loading and does not undergo a phase transformation.

- 10 -

Indentation of relaxed a-Si

As shown in Figure 10, a load-penetration curve 1000 of relaxed a-Si follows the same trend as the load-penetration curve 200 for a crystalline Si-I sample (as shown in Figure 2), with a pop-in event during loading, and a pop-out event during unloading.

5

Raman Spectroscopy after Indentation of relaxed a-Si

As shown in Figure 7, a Raman spectrum 702 taken from an indent in relaxed a-Si includes additional Raman bands 700 associated with the Si-XII and Si-III phases. These are the same additional Raman bands that appear after indentation of Si-I, as shown in Figure 3.

- 10 Figure 7 also shows the broad peak 704 associated with the surrounding a-Si at 480 cm^{-1} . Because Raman spectroscopy is not sensitive to differences between the two states of a-Si, Raman spectra from the pristine relaxed and pristine unrelaxed a-Si appear identical.

XTEM after Indentation of relaxed a-Si

- 15 As shown in Figure 11, XTEM analysis of a residual indent in relaxed a-Si clearly demonstrates that a phase transformation has occurred. The dark field image of Figure 11 was produced from the boxed diffraction spot 1102 from Si-III/Si-XII shown in the diffraction pattern 1104.

- 20 As described above, in contrast to unrelaxed a-Si, relaxed a-Si undergoes phase transformations during indentation loading and unloading. As shown in Figure 12, on loading, a-Si 1202 transforms to the metallic Si-II phase 1204. *In situ* electrical measurements confirm the transformation to an electrically conducting phase. On unloading, the Si-II phase 1204 undergoes further transformations depending on the rate of
25 pressure release. Slow unloading leads to the formation of Si-XII/Si-III 1206, whereas fast unloading leads to the formation of a-Si.

Electrical Properties of Si-XII/Si-III compared to a-Si

- In-situ* electrical measurements indicate that the silicon phases Si-XII/Si-III are
30 significantly more conducting than a-Si, which is essentially an insulator.

Indentation of Si-XII/Si-III (Re-indentation)

Re-indentation of the pressure-induced phases Si-XII/Si-III showed that they too undergo similar transformation to Si-II on loading and to either Si-XII/Si-III again or a-Si on
5 unloading, depending on the unloading rate.

Phase Transformations at the Nanoscale

Figure 13 shows a load-penetration curve 1300 for indentation of Si-I using an indenter with a tip radius of only 77 nm. The curve 1300 indicates a maximum penetration depth of
10 ~30 nm for a load of ~100 μ N. The pop-in event 1301 on loading is characteristic of a phase change from Si-I to the metallic Si-II phase, as described above. The dashed line 1302 is the theoretical unload curve expected for elastic unloading. The significant deviation of the measured data 1300 from the theoretical elastic unloading curve 1302 indicates that a further phase transformation occurs during unloading after nanoscale
15 indentation. This suggests the formation of Si-III/Si-XII for slow unloading, or amorphous Si for fast unloading, as described above for indentation with micron-sized indenters.

THE PREFERRED EMBODIMENTS

20 The above results demonstrate that, surprisingly, during indentation, relaxed a-Si can be transformed to crystalline phases. Thus, analogous to Si-I, relaxed a-Si undergoes a transformation to the Si-II phase on loading and undergoes further transformation on unloading, forming either Si-XII and Si-III, or a-Si, depending on the unloading rate. This means that it is possible to go from a crystalline structure to an amorphous structure and
25 back again by mechanically deforming Si (either Si-I or a-Si) in a controlled manner, as shown in Figure 12. Hence it is possible to start with relaxed a-Si and, using indentation with a slow unloading rate, finish with Si-XII/Si-III, or using a fast unloading rate, return to a-Si.

- 12 -

Because the electrical conductivity of silicon depends on whether the silicon is crystalline or amorphous, it is therefore possible to controllably (and reproducibly) generate regions of (conducting) crystalline silicon or (insulating) amorphous silicon by controlling the rate of unloading during indentation. Such regions can be repeatedly transformed from either
5 conducting state into the other conducting state by re-indenting the previously indented regions.

A rectangular or other shaped array of such regions can therefore be used to provide the memory cells of an array-based non-volatile electronic memory device, wherein bits of
10 stored information are represented by the electrical conductivity of each region. Because the phase transformations have been observed to occur during indentation of nanoscale regions, ultra-high-density memory storage devices can be provided by this technology.

For example, the following write and erase actions are possible:

- 15 1. **Write** Load relaxed a-Si and slow unload to form Si-XII/Si-III; and
2. **Erase** Load the Si-XII/Si-III and fast unload to form a-Si.

MEMS – Integrated Read/Write/Erase Probe

20 Figure 14 is a schematic diagram of such a memory device in which a piece of silicon 1402 has a surface layer 1404 of relaxed amorphous silicon. As described above, this layer 1404 can be created by first forming an unrelaxed amorphous layer by either deposition or ion implantation, and then relaxing the amorphous layer using a low temperature annealing step (e.g., 450°C for 30 minutes under flowing nitrogen). A metallic backside contact 1406
25 provides an electrical contact to the back of the wafer 1402. An indenting probe 1408 is used to 'write' bits of binary data by creating crystalline regions 1410 consisting of Si-III/Si-XII crystalline phases at selected locations on the relaxed amorphous silicon layer 1404. By controlling the unloading rate of the indenting probe 1408 (e.g., by ensuring that the unloading rate is less than 3 mN s^{-1} for a $4.2 \mu\text{m}$ radius spherical indenter), the
30 indented regions are transformed from the relatively insulating amorphous phase to a

- 13 -

relatively conductive crystalline phase during slow unloading. *In-situ* electrical measurements during indentation of silicon suggest that the resistivity of the transformed crystalline and amorphous phases produced by indentation differ by around an order of magnitude.

5

A conducting probe 1414 electrically connected to the back contact 1406 of the wafer 1402 via a power source 1416 can be moved across the surface of the wafer 1402 using a suitable translation means (not shown), such as a micro-electro-mechanical actuator based on an electrostatic comb drive, a magnetic actuator, piezoelectric members and/or a shape-memory alloy such as TiN, for example. When the probe 1414 is positioned over the
10 location of a crystalline (transformed) region 1410, current generated by the current source 1416 can easily flow through the conductive crystalline region to the underlying silicon 1402, particularly if the thickness of the transformed conductive crystalline region is equal or greater than the thickness of the amorphous layer 1404.

15

Conversely, when the probe 1414 is positioned over an amorphous (untransformed or re-transformed by fast unloading) region 1412, electric current cannot easily flow through the relatively insulating amorphous regions 1412. Thus by detecting differences in the electrical conductivity of the surface layer 1404, the state of the region below the probe
20 1414 can be determined in a manner analogous to that used in a scanning tunnelling microscope (STM) or an atomic force microscope (AFM). Moreover, by representing one binary state as an amorphous region 1412 and the complementary binary state as a conductive region 1410, binary data can be stored by controlling the spatial distributions of the amorphous regions 1412 and the crystalline regions 1410 within a predetermined
25 distribution of sites (or memory cells), such as a regular array, as shown.

In an alternative embodiment, the thickness and therefore resistance of each transformed conductive region is determined by controlling the maximum pressure applied to the indenter tip. By selecting a desired resistance value from a fixed number of possible
30 resistance values, each region can be used for multi-bit storage. For example, by selecting

- 14 -

the resistance of a single nanoscale region from eight possible resistance values, three bits of information are effectively stored in that region.

In one embodiment, a single conducting probe 1414 is moved across the surface layer 1404, using a micro-electro-mechanical actuator. In an alternative embodiment, a linear or rectangular or other shaped array of conducting probes, or circuits (not shown) is used so that many regions can be read simultaneously. If the number of conducting probes in the probe array is the same as the number of memory cells, then the conducting probe array is fixed relative to the silicon wafer 1402. Alternatively, if the dimensions of the conducting probe array are smaller than those of the cell array, then the conducting probe array is mounted to an actuator assembly and is moved relative to the surface of the wafer 1402 so that all of the memory cells can be read. The probes need to be cleaned before use and kept in a relatively dust-free environment.

In order to erase the contents of the memory cells, the transformed (crystalline) regions 1410 can be re-transformed back into an amorphous state by re-indenting with the indenter 1408 followed by rapid unloading, as shown in Figure 12. Thus, by re-loading a cell containing Si-XII/Si-III it can be transformed to the intermediate phase Si-II. Fast unloading from this phase will then result in the further transformation back to the a-Si phase.

In one embodiment, the memory device is a read-write device, and the indenter 1408 is an integral part of the memory device. The indenter 1408 and the conducting probe 1414 can be mounted on the same actuator assembly.

Alternatively, a single conducting probe/indenter harder than Si-I can provide the functions of the indenter 1408 and the conducting probe 1414. Because the contacting area of the indenting probe 1408 is of the order of 10 nm in diameter, an indenting force in the μN range is sufficient to provide the ~ 11 GPa required to transform amorphous silicon into a crystalline phase.

Alternatively, if the memory device is a read-only device, the indenter 1408 is only needed to store the binary data (for example, during manufacture) and does not have to be part of the memory device. An external indenter can be used in this case.

- 5 The lateral dimensions of the memory cells can be as small as desired, subject to the physical constraints of the indenter 1408 and the conducting probe 1414 and electrical crosstalk between cells. Since AFM (and STM) tips of 10 nanometers are routinely used, the dimensions of the cells may be limited by the physical dimensions of the indenter 1408 rather than those of the conducting probe 1414. Accordingly, nanometer-scale memory
10 cells can be produced when the tip of the indenter 1408 is also of nanometer scale. For example, Figure 13 shows a load-unload curve 1300 for indentation of Si-I using an indenter with a tip radius of only 77 nm.

Solid State Device - ROM

- 15 In an alternative embodiment, conductive crystalline regions 1502 can be formed at selected sites in a layer 1504 of relaxed amorphous silicon over an insulating substrate 1506 (e.g., sapphire), as shown in Figure 15. Thus the surface of the relaxed amorphous layer 1504 can be considered to incorporate a rectangular array of sites 1502, 1508, comprising conductive sites 1502 formed by indentation with slow release, and insulating
20 sites 1508 where no indentation has been performed. A set of elongated parallel conductors 1510 is then formed over all of the sites 1502, 1508. Although only three parallel conductors 1510 are shown in Figure 15 for clarity, it will be appreciated that in practice the conductors 1510 would be formed over all of the sites 1502, 1508. Buried beneath the layer 1504 of relaxed amorphous silicon lies another set of elongated parallel conductors
25 1512, perpendicular to the uppermost conductors 1508. One of the sets of conductors, for example the upper conductors 1510, can be used as bitlines, and are hereinafter referred to as bitlines 1510. The other set of conductive stripes, i.e., the buried conductors 1512, are used as wordlines, and are hereinafter referred to as wordlines 1512.
- 30 Accordingly, a selected memory cell 1514 can be addressed by applying a bias to the corresponding wordline 1516 and measuring the current flowing along the corresponding

- 16 -

bitline overlaying the site 1514 and not shown in Figure 15 for clarity. This current will be appreciably larger (typically more than an order of magnitude) if the region defining the selected cell 1514 has been transformed into crystalline silicon than if the cell has not been transformed and remains amorphous.

5

The structure of Figure 15 can be produced by the following process:

- (i) Take a silicon-on-sapphire wafer with Si of relatively low resistivity ($< 0.01 \Omega\text{-cm}$). Use ion-implantation and lithography to amorphize the Si between the buried conductive strips 1512 down to the sapphire to create insulating channels between the conductive buried 1512 strips;
- 10 (ii) a second shallower implantation to completely amorphize the surface layer 1504;
- (iii) annealing at 450°C for 30 minutes under flowing nitrogen to relax the a-Si;
- (iv) the conductive 1512 strips then become the wordlines;
- 15 (v) indent to store data in the amorphous 1504 layer overlaying the wordlines 1512; and
- (vi) use lithography and metal deposition to deposit bitlines 1510.

20 It will be apparent that in order to most easily distinguish the electrical conductivity of the transformed and untransformed regions, it is preferable that the vertical thickness or depth of the transformed conductive crystalline region is equal or greater than the thickness of the amorphous layer 1504. This is dependent on the physical dimensions of the indenter and the force applied during indentation and hence the thickness of the layers is
25 determined accordingly.

As described above, a single bit of information can be written by transforming an electrically insulating region into an electrically conducting region. The bit is read by measuring the electrical conductivity of the region, and in the embodiment of Figure 14,
30 the bit can be erased by retransforming the conducting region into an insulating region, in this case by re-loading the transformed region with ~ 11 GPa of pressure and unloading.

- 17 -

rapidly. The embodiment in Figure 15 is a read-only device and can be read by addressing each cell using the arrangement of wordlines and bitlines as shown.

5 In yet a further embodiment, alternative methods are used to store charge in selected cells of an array of crystalline Si regions made, as above, by indentation. This device operates in an analogous way to a MOS structure with the active crystalline cell encapsulated (above and below) by an insulating material which can be amorphous silicon or SiO_2 , for example.

10 Although the memory devices described above are based on transformations between an amorphous phase and one or more crystalline phases, it will be apparent that any phase transformation that can be induced by pressure to change the electrical conductivity of the cell material can be alternatively used, and that the material undergoing the phase transformation need not be silicon but can be any material that is capable of undergoing
15 such a transformation.

In yet a further embodiment, a memory array device is based on conductivity differences between isolated regions of electrically insulating amorphous silicon in a layer of electrically conducting crystalline silicon. The insulating amorphous silicon regions are
20 initially formed in a layer of crystalline Si-I by indentation using rapid unloading. Once formed, an amorphous region can be re-transformed by re-indenting using slow unloading to form one or more conductive crystalline phases.

In the memory devices described above, the physical dimensions of the memory cells
25 formed by indentation depend upon the size of the indenter tip. Although the nanometer-scale memory cells described above provide memory devices having extremely high storage density, millimeter-scale memory cells can be used to provide memory devices having relatively low storage densities, but which can be manufactured at a much lower cost. Such devices are desirable for use in low cost applications that do not necessarily
30 require storage of large amounts of information, such as smart cards or train tickets, for example.

- 18 -

Many modifications will be apparent to those skilled in the art without departing from the scope of the present invention as herein described with reference to the accompanying drawings.

CLAIMS:

1. A process for producing a memory device, including applying pressure to and removing pressure from one or more regions of a substance to change an electrical property of said one or more regions.
2. A process as claimed in claim 1, wherein said regions provide one or more memory cells for said memory device.
3. A process as claimed in claim 2, wherein dimensions of each of said memory cells are on a nanometer scale.
4. A process as claimed in claim 2, wherein said electrical property includes conductivity or resistance.
5. A process as claimed in claim 1, wherein the applying and removing of pressure includes transforming said one or more regions from a first phase to at least one second phase.
6. A process as claimed in claim 5, wherein said first phase includes an amorphous phase, and said at least one second phase includes a crystalline phase.
7. A process as claimed in claim 6, wherein said amorphous phase is a relaxed amorphous phase.
8. A process as claimed in claim 7, wherein said substance includes silicon.
9. A process as claimed in claim 5, wherein said first phase includes a crystalline phase, and said at least one second phase includes an amorphous phase.

- 20 -

10. A process as claimed in claim 1, wherein the applying and removing of pressure includes controlling an unloading rate of said pressure to determine electrical conductivity of said one or more regions.
- 5 11. A process as claimed in claim 1, wherein the applying and removing of pressure includes changing the electrical conductivity of said one or more regions from a first electrical conductivity to a second electrical conductivity, and the process further includes applying pressure to and removing pressure from said one or more regions to change the electrical conductivity of said one or more regions from said second
10 electrical conductivity to a third electrical conductivity.
12. A process as claimed in claim 11, wherein said third electrical conductivity is substantially equal to said first electrical conductivity.
- 15 13. A process for producing a memory device, including applying pressure to and removing pressure from one or more regions of relaxed amorphous silicon to transform said one or more regions into crystalline silicon to increase the electrical conductivity of said one or more regions.
- 20 14. A process as claimed in claim 13, including the further step of applying pressure to and removing pressure from said one or more regions of crystalline silicon to transform said one or more regions into amorphous silicon to decrease the electrical conductivity of said one or more regions.
- 25 15. A process as claimed in claim 13, including controlling said pressure to determine the thickness of crystalline silicon and thereby the resistance of said one or more regions to provide multi-bit information storage in each of said one or more regions.
16. A process as claimed in claim 15, including controlling the further application of
30 pressure to and removal of pressure from said one or more regions to change said

- 21 -

thickness of crystalline silicon and thereby to change the multi-bit information stored in said one or more regions.

17. A process for storing information in a memory cell of a memory device, including
5 applying pressure to and removing pressure from a corresponding region of a substance.

18. A process as claimed in claim 17, wherein the step of applying and removing pressure
includes controlling the rate of at least one of the applying and removing of pressure to
10 determine the information stored in said cell.

19. A process as claimed in claim 17, wherein said substance includes silicon.

20. The present invention also provides a system having components for executing the
15 steps of any one of claims 1 to 19.

21. The present invention also provides a memory device produced by executing the steps
of any one of claims 1 to 19.

20 22. A memory device, including a plurality of memory cells created by applying pressure
to and removing pressure from one or more regions of a substance to change the
electrical conductivity of said plurality of regions from a first electrical conductivity to
a second electrical conductivity to provide said plurality of memory cells.

25 23. A memory device as claimed in claim 22, wherein dimensions of said memory cells are
on a nanometer scale.

24. A memory device, including a plurality of substantially conducting regions of
crystalline silicon in a layer of substantially insulating relaxed amorphous silicon.

30

- 22 -

25. A memory device, including a plurality of first regions having a first electrical conductivity, a plurality of second regions having a second electrical conductivity, and at least one electrically conductive probe for determining the conductivity of said regions and thereby the distributions of said first regions and said second regions to
5 determine stored information represented by said distributions.
26. A memory device as claimed in claim 25, wherein said at least one electrically conductive probe is adapted to apply pressure to and remove pressure from selected ones of said regions to change the electrical conductivity of the selected regions and
10 thereby to store or erase information.
27. A memory device as claimed in claim 25, including a movable support for translating said at least one electrically conductive probe to access selected regions of said device.
- 15 28. A memory device as claimed in claim 25, including at least one transforming probe adapted to apply pressure to and remove pressure from selected ones of said regions to change the electrical conductivity of the selected regions and thereby to store or erase information.
- 20 29. A memory device as claimed in claim 28, including a movable support for translating said at least one transforming probe to access said selected regions.
30. A memory device, including a plurality of first regions having a first electrical conductivity as a result of applying pressure to and removing pressure from said first regions, a plurality of second regions having a second electrical conductivity,
25 conductive wordlines adjacent said first regions and said second regions, and conductive bitlines adjacent said first regions and said second regions and perpendicular to said conductive wordlines; wherein the conductivity of a selected one of said first regions and said second regions can be determined by accessing a
30 corresponding wordline and a corresponding bitline.

- 23 -

31. A memory device, including a plurality of substantially insulating regions of amorphous silicon in a layer of conducting crystalline silicon, said regions of amorphous silicon formed by applying pressure to and removing pressure from corresponding regions of said layer of conducting crystalline silicon.

5

32. A memory device adapted to store information in memory cells of said device by changing an electrical property of silicon.

10

DATED this 9th day of December, 2003

The Australian National University

15

By its Patent Attorneys

DAVIES COLLISON CAVE

1/8




Figure 1




Figure 2

2/8




Figure 3




Figure 4

3/8




Figure 5




Figure 6

4/8




Figure 7




Figure 8

5/8




Figure 9




Figure 10

6/8



Figure 11




Figure 12

7/8




Figure 13

8/8




Figure 14




Figure 15